Network-on-chip network adapter by Sha’ari, Mohd. Farhan
vii 
 
 
 
 
 
TABLE OF CONTENTS 
 
 
 
 
CHAPTER    TITLE             PAGE 
 
  TITLE PAGE        i 
  DECLARATION        ii 
  DEDICATION        iii 
  ACKNOWLEDGEMENT       iv 
  ABSTRACT         v 
  ABSTRAK         vi 
  TABLE OF CONTENTS       vii 
  LIST OF TABLES        x 
  LIST OF FIGURES        xi 
  LIST OF ABBREVIATIONS      xiii 
  LIST OF APPENDICES       xiv 
 
I PROJECT OVERVIEW 
 
  1.1 Introduction        1 
  1.2 Problem Statement       2 
  1.3 Project Objectives       3 
  1.4 Scope of the Project       3 
  1.5 Thesis Organization       3 
 
II NETWORK-ON-CHIP       
  
  2.1 NoC Overview       4 
  2.2 NoC Architecture       5 
viii 
 
   2.2.1 NoC Architecture – Router     6 
   2.2.2 NoC Architecture – Network Adapter   6 
  2.3 Network-on-Chip Layers      7 
  2.4 NoC Layered Approach Benefits     10 
  2.5 Wishbone Protocol       12 
   2.5.1 Wishbone Basics      13 
   2.5.2 Wishbone Interface and Connection Type   14 
   2.5.3 Wishbone Bus Cycles      17 
  2.6 Chapter Summary       19 
 
III METHODOLOGY AND IMPLEMENTATION 
 
  3.1 Introduction        20 
  3.2 Methodology        20 
  3.3 Type of Network Adapter      21 
  3.4 Message Segmentation and Reassembly    22 
  3.5 Best Effort and Flit Formatting     22 
  3.6 Wishbone Interface Network Adapter Overview   26 
   3.6.1 Network Adapter Components – Top View   26 
   3.6.2 Network Adapter Components –  
Request Unit       29 
   3.6.3 Network Adapter Components –  
Encapsulation Unit       31 
    3.6.3.1 Dual-Clock First-In-First-Out  
(FIFO) Buffer      35 
   3.6.4 Network Adapter Components –  
    Decapsulation Unit      36 
   3.6.5 Network Adapter Components –  
    Response Unit       40 
   3.6.6 Network Adapter Components –  
    Master/Slave Controller Unit     42 
  3.7 Chapter Summary       43 
 
 
ix 
 
IV PROJECT RESULT AND ANALYSIS 
 
  4.1 Introduction        44 
  4.2 Simulation Result – BE Read Request Operation   44 
  4.3 Simulation Result – BE Read Response Operation   46 
  4.4 Simulation Result – BE Write Request Operation   48 
  4.5 Simulation Result – BE Read Response Operation   51 
  4.6 Operations Speed and Latency     53 
  4.7 Operations Resources Utilization and Power    54 
  4.8 Chapter Summary       55 
 
V CONCLUSION AND FUTURE WORKS    
 
  5.1 Significance of Findings      56 
  5.2 Future Works        57 
 
  REFERENCES        59 
  APPENDICE A         61-68 
 
 
x 
 
 
 
 
 
 
LIST OF TABLES 
 
 
 
 
TABLE NO.                                      TITLE                                              PAGE 
 
2.1  Wishbone signals for master and slave core      14 
3.1  CMDcmp representation        38 
4.1  BE operations latency in NA        53 
4.2  NA resource utilization and power dissipation     54 
  
xi 
 
 
 
 
 
 
LIST OF FIGURES 
 
 
 
 
FIGURE NO.                                      TITLE                                            PAGE 
 
2.1  Topological illustration example for 4x4 
mesh NoC.             5  
2.2  NA implements two interfaces, the core interface 
and network interface.         7 
2.3  NoC abstraction layers.         8 
2.4  NoC layer mapping to OSI reference stack       9 
2.5  The flow of data from source to sink through 
the NoC components with an indication of the  
types of datagrams.          9 
2.6  Wishbone interconnection system.        13 
2.7a  A point-to-point interconnection.        16 
2.7b  A data flow interconnection.         16 
2.7c  A shared-bus interconnection.        16 
2.7d  A switched bus interconnection.        17 
2.8  Wishbone Single read and write operation.       18 
3.1  Diagram of project methodology.        21 
3.2  BE header format.          23 
3.3  BE format for data, address or EOF flit.       24 
3.4  Required flits for read request and write 
response operation.          24 
3.5  Required flits for write request and read  
response operation.          25 
3.6  Network adapter functional block diagram.        28 
xii 
 
3.7  Request unit input-output block diagram.       29 
3.8  Finite state machine for request unit.        30 
3.9  ASM flow chart for encapsulation unit.       32 
3.10  Encapsulation unit input-output block diagram      33 
3.11  Datapath functional block diagram for 
 encapsulation unit.          34 
3.12  Altera DCFIFO input-output block diagram.       36 
3.13  ASM flow chart for decapsulation unit operation.      37 
3.14  Decapsulation unit input-output block diagram.      38 
3.15  Datapath functional block diagram for  
decapsulation unit.          39 
3.16  Response unit input-output block diagram.       40 
3.17  FSM flow chart for response unit.        41 
3.18  FSM for master/slave controller unit.        42 
4.1  Read request operation from master core to router.      45 
4.2  Read request operation from router to slave core.      46 
4.3  BE read response operation from slave core  
to router.           47 
4.4  BE read response operation from router  
to master core.           48 
4.5  BE write operation from master core to router.      49 
4.6  Write request operation from router to slave core.      50 
4.7  BE write response operation from slave core  
to router.           51 
4.8  BE write response operation from router to 
master IP core.          52 
  
 
xiii 
 
 
 
 
 
LIST OF ABBREVIATIONS 
 
 
 
 
NOC  - Network-on-Chip 
SOC  - System-on-Chip 
NA  - Network adapter 
IP   - Intellectual property 
HDL  - Hardware description language 
FPGA  - Field programmable gate array 
OSI  - Open system interconnection 
GALS  - Globally asynchronous, locally synchronous 
RMW  - Read-modify-write 
FSM  - Finite state machine 
OCP  - Open core protocol 
FIFO  - First in first out 
ASM  - Algorithmic state machine 
GS  - Guaranteed services 
BE  - Best effort 
EOF  - End-of-flit 
AMBA  - Advanced microcontroller bus architecture  
 
xiv 
 
 
 
 
 
LIST OF APPENDICES 
 
 
 
APPENDIX                                      TITLE                                               PAGE 
A  Wishbone Signal Description       61-68    
 
 
